myhdl
Python as a hardware description and verification language
WWW CVSWeb GITHub-
Package versionmyhdl-0.11.43
-
MaintainerThe OpenBSD ports mailing-list
MyHDL is an open source Python package that lets you go from Python to
silicon. With MyHDL, you can use Python as a hardware description and
verification language. Furthermore, you can convert MyHDL code, that was
developed towards implementation, to Verilog and VHDL automatically, and
take it to a silicon implementation from there.
- lang/python/3.10
- devel/py-build,python3
- devel/py-installer,python3
- devel/py-setuptools,python3
- devel/py-wheel,python3
- lang/python/3.10